

PCI SoundMAX[™] Controller

AD1889

FEATURES

PCI Digital Controller (DC '97) Supports Stereo Audio AC '97 Codecs Full Duplex Capture and Playback Operation at Different Sample Rates Sample Rates from 7 kHz to 48 kHz WDM Accelerated Digital Mixing and Resampling PCI Bus Master Interface MS Direct Sound 3D Support DOS Box Legacy Compatible Compatible MIDI MPU-401 Port OPL3 Compatible Music Synthesizer ACPI Power Management Modes

PRODUCT OVERVIEW

The AD1889 PCI Digital Controller is an integral part of a PC 98 quality audio subsystem. targeted at Segment 0 PCs. In addition to audio legacy compatibility, the AD1889 provides a cost effective way to support simultaneous stereo audio, and host-based wavetable synthesis through the integration of an AC '97 2.0 compatible link and a PCI interface. The AD1889 drivers support Windows[®] 95, Windows 98, and DirectSound multimedia applications.



FUNCTIONAL BLOCK DIAGRAM

SoundMAX is a registered trademark of Analog Devices, Inc. Windows is a registered trademark of Microsoft Corporation.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL DESCRIPTION

The AD1889 is a full-duplex stereo digital controller that supports business audio and multimedia applications. The controller includes digital AC-Link converters, WDM digital mixing acceleration, and variable sample rate conversion.

Interface

The controller contains an PCI interface that handles up to two digital audio streams. The digital audio streams are sample rate converted and mixed to a common rate before being transmitted over the link to an AC '97 codec.

Sample Rates

The sample rates are completely independent for the incoming and outgoing .wav streams. The controller includes a variable sample rate converter, which allows instantaneous support for sample rates from 7 kHz to 48 kHz with a resolution of 1 Hz. The in-band integrated noise and distortion artifacts introduced by rate conversions are below –90 dB.

Digital Data Types

The codec can accept and generate mono and stereo 16-bit twos-complement PCM linear digital data, and 8-bit unsigned magnitude PCM linear data as specified in the control registers.

SoundBlaster Compatibility

SoundBlaster emulation in a Windows 95 and Windows 98 DOS Box is achieved through the combination of hardware digital mixing and software SoundBlaster trapping. SoundBlaster music may be host-generated wave table or internally generated music synthesis. Digital music is summed with the digital audio .wav stream prior to being sent to the AC-Link.

MIDI

The primary interface for communicating MIDI data to and from the host PC is the hardware MPU-401 interface. The MPU-401 interface includes a built-in 64-byte FIFO for communicating to the host bus.

Game Port

An IBM-compatible game port interface is provided on-chip. The game port supports up to two joysticks. Joystick registers supporting the Microsoft Direct Input standard for enhanced digital joysticks are included as part of the register map.

Power Down

The AD1889 supports the D0, D1, D2, and D3 power down states as detailed by the Audio Device Class Specification.

Digital Resampling

The AD1889 digitally resamples up to two streams of audio using the internal Sample Rate Converters (SRC). Streaming audio is rate converted to a common rate and then digitally mixed. The mixed stream may be sent back to the host (PCI bus) or sent to the AC '97 codec. When the AD1889 is sending data to the codec, all data is resampled to 48 kHz. During periods when the AC-Link is off, the AD1889 may be used to resample data to any rate from 7 kHz to 48 kHz in 1 Hz increments.

AC-Link

The AD1889 has an AC '97 2.0 compatible link for communication to an AC '97 codec like the AD1819, AD1881, or the AD1882. All streams are formatted by the AC-Link interface for communication with the codec. The two-chip system is capable of achieving greater than 90 dB SNR performance.

AD1889-SPECIFICATIONS

STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED

Temperature	25	°C
Digital Supply (V_{DD})	5.0	V

DIGITAL DECIMATION AND INTERPOLATION FILTERS*

Parameter	Min	Тур	Max	Units
Passband	0		$0.4 \times F_s$	Hz
Passband Ripple			± 0.09	dB
Transition Band	$0.4 \times F_S$		$0.6 \times F_{S}$	Hz
Stopband	$0.6 \times F_S$		∞	Hz
Stopband Rejection	-74			dB
Group Delay			$12/F_{s}$	sec
Group Delay Variation Over Passband			0.0	μs

STATIC DIGITAL SPECIFICATIONS

Parameter	Min Ty	rp Max	Units
High-Level Input Voltage (V _{IH}): Digtal Inputs	2		V
Low-Level Input Voltage (V _{II})		9.8	V
High-Level Output Voltage (V_{OH}) , $I_{OH} = x mA$	2.4		V
Low-Level Output Voltage (V_{OL}), I_{OL} = x mA	0.4		V
Input Leakage Current	-10	10	μA
Output Leakage Current	-10	10	μA

POWER SUPPLY

Parameter	Min	Тур	Max	Units
Power Supply Range—Digital	4.75		5.25	V
Power Supply Current		TBD		mA
Power Dissipation		TBD		mW
Digital Supply Current		55		mA

CLOCK SPECIFICATIONS*

Parameter	Min	Тур	Max	Units
Input Clock Frequency		24.576		MHz
Recommended Clock Duty Cycle	10	50	90	%

POWER-DOWN STATES

Parameter	Min	Тур	Max	Units
D0		82		mA
D2		38		mA
D3		12		mA

3/22/99 214PM

AD1889-SPECIFICATIONS

AC-LINK TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)

Parameter	Symbol	Min	Тур	Max	Units
RESET Active Low Pulsewidth	t _{RST LOW}	1.0			μs
RESET Inactive to BIT_CLK Start-Up Delay	t _{RST2CLK}	162.8			ns
SYNC Active High Pulsewidth	t _{SYNC_HIGH}		1.3		μs
SYNC Low Pulsewidth	t _{SYNC_LOW}		19.5		μs
SYNC Inactive to BIT_CLK Start-Up Delay	t _{SYNC2CLK}	162.8			ns
BIT_CLK Frequency			12.288		MHz
BIT_CLK Period	t _{CLK PERIOD}		81.4		ns
BIT_CLK Output Jitter				750	ps
BIT_CLK High Pulsewidth	t _{CLK_HIGH}	32.56	40.7	48.84	ns
BIT_CLK Low Pulsewidth	t _{CLK_LOW}	32.56	40.7	48.84	ns
SYNC Frequency			48.0		kHz
SYNC Period	t _{SYNC_PERIOD}	20.8			μs
SYNC High Pulsewidth	t _{SYNC HIGH}	0.00814	1.3		μs
Setup to Falling Edge of BIT_CLK	t _{SETUP}	15.0			ns
Hold from Falling Edge of BIT_CLK	t _{HOLD}	5.0			ns
BIT_CLK Rise Time	t _{RISE CLK}	2		6	ns
BIT_CLK Fall Time	t _{FALL CLK}	2		6	ns
SYNC Rise Time	t _{RISE SYNC}	2		6	ns
SYNC Fall Time	t _{FALL SYNC}	2		6	ns
SDATA_IN Rise Time	t _{RISE CLKDIN}	2		6	ns
SDATA_IN Fall Time	t _{FALL DIN}	2		6	ns
SDATA_OUT Rise Time	t _{RISE DOUT}	2		6	ns
SDATA_OUT Fall Time	t _{FALL DOUT}	2		6	ns
End of Slot 2 to BIT_CLK, SDATA_IN Low	t _{s2 PDOWN}			1.0	μs
Setup to Trailing Edge of RESET (Applies to					
SYNC, SDATA_OUT)	t _{OFF}	15			ns
Rising Edge of RESET to HI-Z Delay	t _{OFF}			25	ns

*Guaranteed, not tested. Specifications subject to change without notice.

AC-Link Timing (TBA)

Figure 1. Cold Reset Figure 2. Warm Reset Figure 3. Clock Timing Figure 4. Data Setup and Hold Figure 5. Signal Rise and Fall Time Figure 6. AC-Link, Link Low Power Mode Timing Figure 7. ATE Test Mode

PCI Bus Timing (TBA)

Figure 8. Slave Single Write Access Cycle (Medium Speed Decode)

Figure 9. Slave Single Read Access Cycle (Medium Speed Decode)

Figure 10. Master Burst Read Access Cycle Figure 11. Master Single Write and Read Access Cycle Figure 12. Master Burst Write Access Cycle

ABSOLUTE MAXIMUM RATINGS*

Parameter Units	Min	Max	
Power Supplies			
Digital (DV _{DD})	-0.3	6.0	V
Input Current (Except Supply Pins)		± 10.0	mA
Digital Input Voltage (Signal Pins)	-0.3	DV _{DD} + 0.3 +70	V
Ambient Temperature (Operating)	0	+70	°C
Storage Temperature	-65	+150	°C

*Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option
AD1889JS	0°C to +70°C	100-Lead MQFP	S-100

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating $T_{AMB} = T_{CASE} - (P_D \times \theta_{CA})$ $T_{CASE} = Case$ Temperature in °C $P_D =$ Power Dissipation in W $\theta_{CA} =$ Thermal Resistance (Case-to-Ambient) $\theta_{JA} =$ Thermal Resistance (Junction-to-Ambient) $\theta_{JC} =$ Thermal Resistance (Junction-to-Case)

Package	θ_{JA}	θ _{JC}	θ_{CA}
MQFP	91°C/W	;	?

PIN CONFIGURATION

100-Lead MQFP



CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1889 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTIONS

PCI Bus Interface

Pin Name	MQFP	I/O	Description
CLK	86	Ι	Clock
RST	84	I	PCI Reset
AD[31]	90	I/O	Address/Data Bus
AD[30]	91	I/O	Address/Data Bus
AD[29]	92	I/O	Address/Data Bus
AD[28]	94	I/O	Address/Data Bus
AD[27]	95	I/O	Address/Data Bus
AD[26]	96	I/O	Address/Data Bus
AD[25]	97	I/O	Address/Data Bus
AD[24]	98	I/O	Address/Data Bus
AD[23]	2	I/O	Address/Data Bus
AD[22]	3	I/O I/O	Address/Data Bus
AD[21]	4	I/O	Address/Data Bus
AD[21] AD[20]	5	I/O I/O	Address/Data Bus
AD[20] AD[19]	5 7	I/O I/O	Address/Data Bus
	8	I/O I/O	Address/Data Bus
AD[18]	9		Address/Data Bus
AD[17]		I/O	
AD[16]	10	I/O	Address/Data Bus
AD[15]	22	I/O	Address/Data Bus
AD[14]	23	I/O	Address/Data Bus
AD[13]	26	I/O	Address/Data Bus
AD[12]	27	I/O	Address/Data Bus
AD[11]	28	I/O	Address/Data Bus
AD[10]	29	I/O	Address/Data Bus
AD[9]	30	I/O	Address/Data Bus
AD[8]	31	I/O	Address/Data Bus
AD[7]	33	I/O	Address/Data Bus
AD[6]	36	I/O	Address/Data Bus
AD[5]	37	I/O	Address/Data Bus
AD[4]	38	I/O	Address/Data Bus
AD[3]	39	I/O	Address/Data Bus
AD[2]	40	I/O	Address/Data Bus
AD[1]	41	I/O	Address/Data Bus
AD[0]	42	I/O	Address/Data Bus
C/BE[3]	99	I/O	Command/Byte Enables
C/BE[2]	11	I/O	Command/Byte Enables
C/BE[1]	21	I/O	Command/Byte Enables
C/BE[0]	32	I/O	Command/Byte Enables
PAR	20	I/O	Parity
FRAME	13	I/O	Cycle Frame
RDY	15	I/O	Target Ready
IRDY	13	I/O	Initiator (Master) Ready
STOP	17	I/O	Stop
IDSEL	1	I	Initialization Device
Select	1	1	Initialization Device
DEVSEL	16	I/O	Device Select
REQ	89	0 T	Request
GNT	88		Grant Desites Ferror
PERR	18	I/O	Parity Error
SERR	19	0	System Error
INTA	83	0	Interrupt A

EEPROM Interface					
Pin Name	MQFP	I/O	Description		
SCL	44	0	Clock		
SDA	45	I	Serial Data		

Game Port

Pin Name	MQFP	I/O	Description
A_1	73	I	Game Port A, Button #1
A_2	72	I	Game Port A, Button #2
A_X	79	I	Game Port A, X-Axis
A_Y	78	I	Game Port A, Y-Axis
B_1	77	I	Game Port B, Button #1
B_2	74	I	Game Port B, Button #2
B_X	81	I	Game Port B, X-Axis
B_Y	80	I	Game Port B, Y-Axis

MIDI Interface Signal

Pin Name	MQFP	I/O	Description
MIDI_IN	70	Ι	RXD MIDI Input
MIDI_OUT	71	0	TXD MIDI Output

AC-Link

Pin Name	MQFP	I/O	Description
BIT_CLK SYNC	60 58	I O	Serial Port Serial Clock Serial Port Serial Data
SDATA_IN	59	I	Frame Synchronization Serial Port Serial Data Input
SDATA_OUT	61	0	Serial Port Serial Data Output
RESET	57	0	Reset

Power Supplies

Pin Name	MQFP	I/O	Description
VDD	12, 24, 35, 46, 55, 63, 75, 87,100	I	Digital Supply Voltage (+5 V)
GND	6, 25, 34, 43, 56, 67, 76, 85, 93	I	Digital Ground

Miscellaneous

Pin Name	MQFP	I/O	Description
GPIO(7:0)	47, 48, 49, 50, 51,52, 53, 54	I/O	General Purpose I/O
CLKOUT XTALI XTALO NC	64 66 65 62, 68, 69, 82	O I O	Clock Output Crystal/Clock Input Crystal/Clock Output No Connect

PCI CONFIGURATION SPACE

Vendor ID

Access: Read Only

D1	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
VID	5 VID1	4 VID13	VID12	VID11	VID10	VID9	VID8	VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	8080h

VID[15:0] Vendor ID

Device ID

Access: Read Only

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
DID15	DID14	DID13	DID12	DID11	DID10	DID9	DID8	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0	8080h

DID[15:0]

Device ID

Command

Access: Read Only.

D15

D14

D13

D12

D11

D10

D9

D8

D15	D14	D13	D12	D11	D 10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
CR15	CR14	CR13	CR12	CR11	CR10	FBTB	SEN	ADS	PER	VPS	MEN	SCEN	BMEN	MSEN	IOSEN	0000h
CR[15:0]		Hardw	ired to (). Rese	rved by	PCI R	ev. 2.1	Specific	ation.							
FBTB			ack-to-B zation so										t device	es.		
			st back-i e maste				•			-			agents.			
SEN		SERR#	‡ Enable	e.												
			RR# sig RR# sig													
ADS		Addres	s/Data S	Steppin	g. This	bit indi	cates if	the dev	rice is ca	apable o	of addre	ss/data	steppin	g.		
PER		Parity 1	Error Re	esponse												
			Parity ority ority ority erro		ed.											
/PS			alette S A palette	-					-				s handle	e access	es	
MEN		Memor	ry Write	and In	validate	e Enable	e. This	feature	is unim	plemer	nted and	l hardw	ired to	0.		
SCEN		Special wired t	Cycles o 0.	Enable	. Cont	rols a de	evice's	action o	n Speci	al Cycl	e operat	tions. 7	This bit	is hard-		
BMEN		Bus Ma	aster En	able.												
			sables B ables Bı													
ASEN		Memor	ry Space	e Enable	e.											
		0 = Dis $1 = En$	sabled. ables re	sponse	to mem	lory spa	ce acce	sses.								
OSEN		I/O Spa	ace Enal	ble. Th	is bit is	hardwi	red to	0.								
Status Access: Re	ad Only	7												Ad	dress:	0x07–0x

	DPE	SSE	RMA	RTA	STA	DST1	DST0	DPED	FBTBC	UDFS	66MC	CL	SR3	SR2	SR1	SR0	0000h	
DP	Έ		Detecte	ed Parit	y Error.	. This ł	oit is set	t when	a parity	error is	s detect	ed, ever	n if pari	ty error	handlir	ng is dis	abled.	
	0 = No Parity Error. 1 = parity Error.																	
SS	E		Signale	d Syste	m Erroi	r. This l	oit is se	t when	the devi	ce assei	rts SER	R#.						

D7

D6

D5

D4

D3

D2

D1

D0

Default

-8-

Address: 0x01-0x00

Address: 0x03- 0x02

Address: 0x05-0x04

Address: 0x0B-0x08

Address: 0x0E-0x0D

RMAReceived Master Abort. This bit is set by a master device when a transaction is terminated with Master-Abort. (except for Special Cycle). a master transaction not terminated with Master-Abort. 1 = master transaction terminated with Master-Abort. T = master transaction not terminated with Master-Abort. 1 = transaction not terminated with Target-Abort. 1 = transaction terminated with Target-Abort. 1 = transaction not terminated with Target-Abort. 1 = transaction not terminated with Target-Abort. 1 = transaction terminated with Target-Abort. 0 = Fast. 0 = Fast. 0 = Fast. 0 = Fast. 0 = Fast. 0 = Fast. 0 = Target Abort. This bit is set when three conditions are met 1) the bus agent asserted PERR# itself or observed PERR# asserted. 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; or 3) the Parity Error Detect. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transaction set not to the same agent.PDFDData Parity Error Detect. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transaction set not to the same agent.UDFSUDFS Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user.66MC66 MHz Capable. CLCLCapabilities List.STACapabilities List.STAServed.		0 = SERR# deasserted. 1 = SERR# asserted.
I = master transaction terminated with Master-Abort.RTAReceived Target Abort. This bit is set by a target device whenever it terminates a transaction with Target-Abort. I = transaction not terminated with Target-Abort. I = transaction not terminated with Target-Abort. I = transaction not terminated with Target-Abort. 	RMA	•
0 = transaction not terminated with Target-Abort. 1 = transaction terminated with Target-Abort.STASignaled Target Abort. This bit is set by a target device whenever it terminates a transaction with Target-Abort 0 = transaction not terminated with Target-Abort. 1 = transaction terminated with Target-Abort.DST[1:0]DEVSEL Timing. These bits encode the timing of DEVSEL#. These bits indicate the slowest time that a device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write. 00 = Fast. 01 = Medium. 10 = Slow. 11 = reserved.DPEDData Parity Error Detect. This bit is set when three conditions are met 1) the bus agent asserted PERR# itself or observed PERR# asserted, 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; or 3) the Parity Error Response bit is set. 0 = Data parity error did not occur. 1 = Data parity error did occur.FBTBCFast Back-to-Back Capable. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent.UDFSUDF Support. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable.CLCapabilities List.		
I = transaction terminated with Target-Åbort.STASignaled Target Abort. This bit is set by a target device whenever it terminates a transaction with Target-Abort. 0 = transaction not terminated with Target-Abort. I = transaction terminated with Target-Abort.DST[1:0]DEVSEL Timing. These bits encode the timing of DEVSEL#. These bits indicate the slowest time that a device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write. 00 = Fast. 01 = Medium. 10 = Slow. 11 = reserved.DPEDData Parity Error Detect. This bit is set when three conditions are met 1) the bus agent asserted PERR# itself or occurred; or 3) the Parity Error Response bit is set. 0 = Data parity error did not occur. 1 = Data parity error did not occur. 1 = Data parity error did cocur. 1 = Data parity error did cocur. 2 = Comport. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are presented to the user.66MC66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable.CLCapabilities List.	RTA	Received Target Abort. This bit is set by a target device whenever it terminates a transaction with Target-Abort.
0 = transaction not terminated with Target-Abort. 1 = transaction terminated with Target-Abort. DST[1:0] DEVSEL Timing. These bits encode the timing of DEVSEL#. These bits indicate the slowest time that a device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write. 00 = Fast. 01 = Medium. 10 = Slow. 11 = reserved. DPED Data Parity Error Detect. This bit is set when three conditions are met 1) the bus agent asserted PERR# itself or observed PERR# asserted, 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; or 3) the Parity Error Response bit is set. 0 = Data parity error did not occur. 1 = Data parity error did not occur. FBTBC Fast Back-to-Back Capable. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent. UDFS UDF Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user. 66MC 66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable. 1 = 66 MHz Capable. 1 = 66 MHz Capable. CL Capabilities List.		
1 = transaction terminated with Target-Abort.DST[1:0]DEVSEL Timing. These bits encode the timing of DEVSEL#. These bits indicate the slowest time that a device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write. 00 = Fast. 01 = Medium. 10 = Slow. 11 = reserved.DPEDData Parity Error Detect. This bit is set when three conditions are met 1) the bus agent asserted PERR# itself or observed PERR# asserted, 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; or 3) the Parity Error Response bit is set. 0 = Data parity error did not occur. 1 = Data parity error did occur.FBTBCFast Back-to-Back Capable. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent.UDFSUDF Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user.66MC66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable.CLCapabilities List.	STA	Signaled Target Abort. This bit is set by a target device whenever it terminates a transaction with Target-Abort
asserts DEVSEL# for any bus command except Configuration Read and Configuration Write.00 = Fast.01 = Medium.10 = Slow.11 = reserved.DPEDData Parity Error Detect. This bit is set when three conditions are met 1) the bus agent asserted PERR# itself or observed PERR# asserted, 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; or 3) the Parity Error Response bit is set. 0 = Data parity error did not occur. 1 = Data parity error did occur.FBTBCFast Back-to-Back Capable. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent.UDFSUDF Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user.66MC66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable.CLCapabilities List.		e
 Di = Medium. 10 = Slow. 11 = reserved. DPED Data Parity Error Detect. This bit is set when three conditions are met 1) the bus agent asserted PERR# itself or observed PERR# asserted, 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; or 3) the Parity Error Response bit is set. 0 = Data parity error did not occur. 1 = Data parity error did not occur. FBTBC Fast Back-to-Back Capable. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent. UDFS UDF Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user. 66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable. CL Capabilities List. 	DST[1:0]	
observed PERR# asserted, 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; or 3) the Parity Error Response bit is set. 0 = Data parity error did not occur. 1 = Data parity error did occur.FBTBCFast Back-to-Back Capable. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent.UDFSUDF Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user.66MC66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 1 = 66 MHz Capable.CLCapabilities List.		01 = Medium. 10 = Slow.
1 = Data parity error did occur.FBTBCFast Back-to-Back Capable. This bit indicates if the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent.UDFSUDF Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user.66MC66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable.CLCapabilities List.	DPED	observed PERR# asserted, 2) the agent setting the bit acted as the bus master for the operation in which the error
When the transactions are not to the same agent. UDFS UDF Support. This bit indicates that this device supports user-definable features. This bit is set when device specific configuration selections are presented to the user. 66MC 66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable. CL Capabilities List.		
specific configuration selections are presented to the user. 66MC 66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz. 0 = 33 MHz only. 1 = 66 MHz Capable. CL Capabilities List.	FBTBC	
0 = 33 MHz only. 1 = 66 MHz Capable. CL Capabilities List.	UDFS	
1 = 66 MHz Capable.CLCapabilities List.	66MC	66 MHz Capable. This bit indicates if the device is capable of running at 66 MHz.
SR[3:0] Reserved.	CL	Capabilities List.
	SR[3:0]	Reserved.

Class Code and Revision ID

Access: Read Only

	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
	CC23	CC22	CC21	CC20	CC19	CC18	CC17	CC16	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8	0000h
ſ	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0	RID7	RID6	RID5	RID4	RID3	RID2	RID1	RID0	

CC[23:0] Class Code.

RID[7:0] Revision ID.

Header Type and Latency Timer

Access: Read Only

	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
[HT7	HT6	HT5	HT4	HT3	HT2	HT1	HT0	LT7	LT6	LT5	LT4	LT3	LT2	LT1	LT0	0000h

HT[7:0] Header Type.

LT[7:0] Latency Timer. This register specifies the value of the Latency Timer for the this bus mater (in unit of PCI bus clocks).

Base Address

Access: Read Only

BA[31:0] Base Address. The AD1889 registers map into PCI memory space. The base register is 32 bits wide and mapping may be done anywhere in the 32-bit Memory Space. AD1889 register data is pre-fetchable. The AD1889 reserves 512 bytes in PCI Memory space for its register set.

Subsystem Vendor ID

Access: Read Only

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
SVID15	SVID14	SVID13	SVID12	SVID11	SVID10	SVID9	SVID8	SVID7	SVID6	SVID5	SVID4	SVID3	SVID2	SVID1	SVID0	0000h

SVID[15:0] Subsystem Vendor ID.

Subsystem ID

Access: Read

Ι	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
S	D15	SID14	SID13	SID12	SID11	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	0000h

SID[15:0] Subsystem ID.

Capability Pointer

Access: Read Only

D 7	D6	D5	D4	D3	D2	D1	D0	Default
CP7	CP6	CP5	CP4	CP3	CP2	CP1	CP0	0000h

CP[7:0] Capability Pointer. Pointer to first entry of capabilities list in configuration space.

Interrupt Line

Access: Read Only

D 7	D6	D5	D4	D3	D2	D1	D0	Default
IL7	IL6	IL5	IL4	IL3	IL2	IL1	IL0	0000h

IL[7:0] Interrupt Line.

Interrupt Pin

Access: Read Only

D 7	D6	D5	D4	D3	D2	D1	D 0	Default
IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0	0000h

IP[7:0]

Interrupt Pin.

Minimum GNT.

Min_Gn

Mnemonic: Access: Read

D 7	D6	D5	D4	D3	D2	D1	D0	Default
MG7	MG6	MG5	MG4	MG3	MG2	MG1	MG0	0000h



Max_Lat

Mnemonic: Access: Read

D 7	D6	D5	D4	D3	D2	D1	D0	Default
ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0	0000h

ML[7:0] Maximum Latency.

Address: 0x13-0x10

Address: 0x2F-0x2E

Address: 0x2D-0x2C

Address: 0x34

Address: 0x3C

Address: 0x3D

Address: 0x3E

Address: 0x3F

Capability ID

Access: Read

D 7	D6	D5	D4	D3	D2	D1	D0	Default
CID7	CID6	CID5	CID4	CID3	CID2	CID1	CID0	0000h

CID[7:0] Capability ID.

Next Capability Pointer

Access: Read Only

D 7	D6	D5	D4	D3	D2	D1	D0	Default
NCP7	NCP6	NCP5	NCP4	NCP3	NCP2	NCP1	NCP0	0000h

NCP[7:0] Next Capability Pointer.

Power Management Capabilities

Access: Read Only

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
PMC1	5 PMC14	PMC13	PMC12	PMC11	PMC10	PMC9	PMC8	PMC7	PMC6	PMC5	PMC4	PMC3	PMC2	PMC1	PMC0	0000h

PMC[15:0] Power Management Capabilities

Power Management Control/Status

Access: Read Only

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
PME_STAT	DSCALE1	DSCALE0	DSELECT3	DSELECT2	DESELECT1	DSELECT0	PME_EN	RES	RES	RES	RES	RES	RES	PSTATE1	PSTATE0	0000h

PME_STAT Power Management Event Status.

Data Scale.
Data Select.
Power Management Event Enable.
Power State.

Power Management Bridge

Access: Read Only

D 7	D6	D5	D4	D3	D2	D1	D0	Default
PMB7	PMB6	PMB5	PMB4	PMB3	PMB2	PMB1	PMB0	0000h

PMB[7:0] Power Management Bridge.

Power Management Data

Access: Read

D	7	D6	D5	D4	D3	D2	D 1	D 0	Default
PM	D7	PMD6	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0	0000h

PMD[7:0] Power Management Data.

Address: 0xDF-0xDE

Address: 0xE3

Address: 0xE2

Address: 0XE1-0xE0

AD1889

Address: 0xDC

Address: 0xDD

MEMORY SPACE REGISTER DEFINITION

DirectSound Register Space

Offset from Base Address 0

Address Range	Register Type	Base 0 Space Locations				
0x000-0x03F	Mixer Control	64				
0x040–0x0FF	PCI DMA Control	192				
0x100-0x1FF	AC97 Codec Control	256				
		512 Total				

OPL-3 Compatible Music Synthesis Register Space Offset from Base Address 1

Address Range	Register Type	Base 1 Space Locations			
0x000	OPL-3 Music0:	1			
	Address (W)/Status (R)				
0x001	OPL-3 Music0: Data	1			
0x002	OPL-3 Music1: Address (W)	1			
0x003	OPL-3 Music1: Data	1			
0x004–0x00F	Reserved	12			
		16 Total			

MIDI MPU-401 Register Space

Offset from Base Address 2

Address Range	Register Type	Base 2 Space Locations
0x000	MIDI Data (R/W)	1
0x001	MIDI UART:	1
	Status (R)/Command (W)	
0x002–0x00F	Reserved	14
		16 Total

Legacy Control Register Space

Offset from Base Address 3

Address Range	Register Type	Base 3 Space Locations			
0x000	Legacy Audio Control/Status	1			
0x001–0x003	Reserved	3			
0x004	Game Port RAW Data	1			
0x005	Game Port Control/Status	1			
0x006	Game Port Axis Data Low Byte	1			
0x007	Game Port Axis Data High Byte	1			
0x008-0x00F	Reserved	8			
		16 Total			

DirectSound Mixer Cont	rol Register Man
Address	Register
0x000-0x001	DMA Input Channels Wave/Synthesis Mixer Control
0x002-0x003	DMA Output Channels Resampler/ADC Mixer Control
0x004-0x005	DMA Input Channel Wave Attenuation
0x006-0x007	DMA Input Channel Synthesis Attenuation
0x008-0x009	Wave Channel Input Sample Rate
0x00A-0x00B	Resampler Channel Output Sample Rate
0x00C-0x00D	Chip Control/Status
0x00E-0x03F	(Reserved)
PCI DMA Control Regist	
Address	Register
0x040-0x043	RES Base Address/SGD Table Pointer
0X044–0x047	RES Current Address/SGD Current Pointer Address
0X048–0x04B	RES Base Count/SGD Pointer
0X04C-0x04F	RES Current Count
0x050-0x053	ADC Base Address/SGD Table Pointer
0x054-0x057	ADC Current Address/SGD Current Pointer Address
0x058–0x05B	ADC Base Count/SGD Pointer
0x05C-0x05F	ADC Current Count
0x060-0x063	SYNTH Base Address/SGD Table Pointer
0x064–0x067	SYNTH Current Address/SGD Current Pointer Address
0x068-0x06B	SYNTH Base Count/SGD Pointer
0x06C-0x06F	SYNTH Current Count
0x070-0x073	WAVE Base Address/SGD Table Pointer
0x074–0x077	WAVE Current Address/SGD Current Pointer Address
0x078–0x07B	WAVE Base Count/SGD Pointer
0x07C-0x07F	WAVE Current Count
0x080-0x082	RES Interrupt Current Count
0x083	(Reserved)
0x084–0x086	RES Interrupt Base Count
0x087	(Reserved)
0x088–0x08A	ADC Interrupt Current Count
0x08B	(Reserved)
0x08C-0x08E	ADC Interrupt Base Count
0x08F	(Reserved)
0x090–0x092	SYNTH Interrupt Current Count
0x093	(Reserved)
0x094–0x096	SYNTH Interrupt Base Count
0x097	(Reserved)
0x098–0x09A	WAVE Interrupt Current Count
0x09B	(Reserved)
0x09C-0x09E	WAVE Interrupt Base Count
0x09F	(Reserved)
0x0A0-0x0A3	RES PCI Control/Status
0x0A4 - 0x0A7	(Reserved)
0x0A8 - 0x0AB	ADC PCI Control/Status
0x0AC-0x0AF 0x0B0-0x0B3	(Reserved) SYNTH PCI Control/Status
0x0B0-0x0B3 0x0B4-0x0B7	
0x0B4-0x0B7 0x0B8-0x0BB	(Reserved) WAVE PCI Control/Status
0x0BO = 0x0BB 0x0BC = 0x0BF	(Reserved)
0x0C0-0x0C3	PCI DMA Interrupt Status
0x0C0-0x0C3	PCI DMA Channel Stop Status
0x0C4-0x0C7 0x0C8-0x0C9	I/O Port Control
0x0CA-0x0C9	I/O Port Output Status
0x0CC-0x0CD	I/O Port Input Status
0x0CE-0x0FF	(Reserved)

AC97 Codec Control Register May Address Register	^o
$0 \times 100 - 0 \times 101$	Reset
0x102-0x103	Master Volume
0x104-0x105	(Reserved)
0x106-0x107	Master Volume Mono
0x108–0x109	(Reserved)
0x10A-0x10B	PC Beep Volume
0x10C-0x10D	Phone Volume
0x10E-0x10F	MIC Volume
0x110-0x111	LINE IN Volume
0x112-0x113	CD Volume
0x114-0x115	VIDEO Volume
0x116-0x117	AUX Volume
0x118-0x119	PCM OUT Volume
0x11A-0x11B	Record Select
0x11C-0x11D	Record Gain
0x11E–0x11F	(Reserved)
0x120-0x121	General Purpose
0x122–0x123	3D Control
0x124–0x125	(Reserved)
0x126-0x127	Powerdown Control/Status
0x128–0x173	Vendor Reserved
0x174–0x175	Serial Configuration
0x176–0x177	Miscellaneous Control
0x178–0x179	Sample Rate 0
0x17A-0x17B	Sample Rate 1
0x17C-0x17D	Vendor ID1
0x17E-0x17F	Vendor ID2
0x180-0x181	AC Link Interface Control/Status
0x182–0x1FF	(Reserved)

DIRECTSOUND MIXER CONTROL REGISTER DEFINITIONS

Г	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D 0	Default
[RES	RES	WARQ1	WARQ0	RES	WAEN	WAST	WA16	RES	RES	SYRQ1	SYRQ0	RES	SYEN	RES	RES	0000h
W	ARQ[1	:0]		Channel er reques		-		Specifie	es the n	umber o	of words	s empty	in the V	Wave Cl	hannel	FIFO v	vhen PCI
W	AEN		01 = 1 10 = 1 11 = r	mono v 2 mono 8 mono eserved. Channe	words/ words/	6 stereo 9 stereo	words.										
				isable (I													
W	AST		Wave	Channe	l Mono	/Stereo S	Select.										
			0 = M $1 = St$	ono (De ereo.	efault).												
W	A16		Wave	Channe	l 8 bit/1	6 bit Se	lect.										
SY	'RQ[1:	0]	1 = 16 Synthe	-bit linea 5-bit line esis Cha PCI trar	ar. nnel FI	-		-	ecifies t	he num	ber of w	vords en	npty in	the Syn	thesis (Channel	FIFO
			01 = 1 10 = 1	4 mono 2 mono 8 mono eserved.	words/	6 stereo	words.	. ,).								
SY	ΈN		Synthe	esis Cha	nnel Er	able.											
			0 = Di 1 = Er	isable (I nable.	Oefault)												

Address: 0x000-0x001

Resampler/ADC Channel Mixer Control

Mnemonic: RAMC Access: Read/Write

	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D 0	Default
	RES	RES	RERQ1	RERQ0	RES	REEN	RES	RES	RES	RES	ACRQ1	ACRQ0	RES	ADEN	ADST	AD16	0000h
El	RQ[1:0]			-			-		pecifies t re gener		ber of v	words of	data a	vailable	in the l	Resamp	oler
			01 = 1 10 = 1	4 mono 2 mono 8 mono eserved.	words/	6 stereo	words.	default)).								
RI	EEN		Resam	pler Cha	annel E	nable.											
			0 = Di 1 = En	sable (E able.	efault).												
A	CRQ[1:0	0]		Channel PCI tran					s the nu	mber of	f words	of data	availab	le in the	e ADC	Channe	l FIFO
			00 = 4 mono words/2 stereo words (default). 01 = 12 mono words/6 stereo words. 10 = 18 mono words/9 stereo words. 11 = reserved.														
A	DEN		ADC 0	Channel	Enable	•											
			0 = Di 1 = En	sable (E able.	efault).												
A	DST		ADC 0	Channel	Mono/	Stereo S	Select.										
			$0 = M_0$ $1 = Ste$	ono (De ereo.	fault).												
A	D16		ADC 0	Channel	8 bit/1	6 bit Sel	ect.										
				bit linea bit linea													

Wave Channel Digital Mix Attenuation Mnemonic: WADA

Access: Read/Write

LWAM RES LWAA5 LWAA4 LWAA3 LWAA2 LWAA1 LWAA0 RWAM RES RWAA5 RWAA4 RWAA3 RWAA2 RWAA1 RWAA0 80	Γ	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
[LWAM] KES [LWAA5]LWAA4[LWAA5]LWAA2[LWAA1[LWAA0]KWAM] KES [KWAA5]KWAA4[KWAA5]KWAA2[KWAA1[KWAA0] 60	L	.WAM	RES	LWAA5	LWAA4	LWAA3	LWAA2	LWAA1	LWAA0	RWAM	RES	RWAA5	RWAA4	RWAA3	RWAA2	RWAA1	RWAA0	8080h

LWAM	Left Wave Mix Mute.
	0 = Unmute. 1 = Mute (Default).
LWAA[5:0]	Left Wave Mix Attenuation. Least significant bit represents -1.5 dB.
	00000 = 0.0 dB Attenuation. (Default). 11111 = -94.5 dB Attenuation.
RWAM	Right Wave Mix Mute.
	0 = Unmute. 1 = Mute (Default).
RWAA[5:0]	Right Wave Mix Attenuation. Least significant bit represents -1.5 dB.
	00000 = 0.0 dB Attenuation (Default). 11111 = -94.5 dB Attenuation.

Address: 0x004-0x005

Address: 0x006-0x007

Address: 0x00A-0x00B

Synthesis Channel Digital Mix Attenuation

Mnemonic: SYDA

Access: Read/Write

	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
	LSYM	RES	LSYA5	LSYA4	LSYA3	LSYA2	LSYA1	LSYA0	RSYM	RES	RSYA5	RSYA4	RSYA3	RSYA2	RSYA1	RSYA0	8080h
L	SYM		$0 = U_1$		Mix M fault).	ute.											
L	SYA[5:0)]	Left S	vnthesis	Mix At	tenuatio	on. Leas	st signif	icant bit	represe	ents –1.	5 dB.					
	L		00000	0000 = 0.0 dB Attenuation (Default). 1111 = -94.5 dB Attenuation.													
R	SYM		Right 3	Synthes	is Mix N	Aute.											
				Right Synthesis Mix Mute. 0 = Unmute. 1 = Mute (Default).													
R	SYA[5:0)]	Right 3	Right Synthesis Mix Attenuation. Least significant bit represents –1.5 dB.													
			00000 = 0.0 dB Attenuation (Default). 11111 = -94.5 dB Attenuation.														
	ave Cha		ample l	Rate							Addr	ess: 0x()08-0x00				

Mnemonic: WAS Access: Read/Write

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
WAS15	WAS14	WAS13	WAS12	WAS11	WAS10	WAS9	WAS8	WAS7	WAS6	WAS5	WAS4	WAS3	WAS2	WAS1	WAS0	BB80h

WAS[15:0] Wave Channel Sample Rate. Defines the conversion rate for the Wave channel. One LSB represents exactly one Hertz assuming a 24.576 MHz clock input on the XTALI pin. Usable range is 5,400 Hz (0x1518) to 48,000 Hz (0xBB80).

Resampler Channel Sample Rate

Mnemonic: RES

Access: Read/Write

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
RES 15	RES 14	RES 13	RES 12	RES 11	RES 10	RES 9	RES 8	RES 7	RES 6	RES 5	RES 4	RES3	RES2	RES1	RES0	BB80h

RES[15:0] Resampler Channel Sample Rate. Defines the conversion rate for the Resampler channel. One LSB represents exactly one Hertz assuming a 24.576 MHz clock input on the XTALI pin. Usable range is 5,400 Hz (0x1518) to 48,000 Hz (0xBB80).

Chip Control/Status

Mnemonic: CCS

Access: Read/Write

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
CLKEN	RES	RES	RES	RES	PDALL	RES	XTD	RES	RES	RES	RES	WAU	SYU	REO	ADO	
CLKEN		Clock	out ena	ble (24.	576 MH	Iz outp	ut clock	x).								
			ock out ock out		(Default).										
PDALL		Power	down e	ntire ch	ip.											
	0 = chip powered up (Default). 1 = chip powered down.															
XTD																
		0 = No wait (Default). 1 = Force wait of 4096 clock cycles before coming out of total power down.														
WAU		Wave Channel Underflow. This Read-Only Bit reports error status from the Wave channel. This bit is set high when the digital mixer requests Wave data and no new data is available. This is a sticky bit. It is reset when the Wave channel is disabled or when the part is reset.									•					
SYU	-															
REO Resampler Channel Overflow. This Read-Only Bit reports error status from the Resampler channel. This bit is high when the digital resampler has new data to pass back to the host and the previous data has not been servic. This is a sticky bit. It is reset when the Resampler channel is disabled or when the part is reset.																
ADO		the AC	C link h	as new A		ord da	ta and t	he previ	ous data	a has no						high when It is reset

PCI DMA CONTROL REGISTER MAP (BASE 0)

DMA Channel Control/Status Address: 0xA0-0xA3 RES

0xAB-0xA8 ADC

0xB3-0xB0 SYN

0xBB-0xB8 WAV

Access: Read/Write

Γ	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
	RES	RES	RES	RES	RES	RES	RES	RES	EOL	SFLG	SGDS1	SGDS	IM1	IM0	LOOP	SGDE	
EC	DL		0 = E0	OL bit r	r Descr 10t set i 1et in cu	n curren	t SGD		inked L	ist (EOI	L).						
SF	LG		Scatte	r-Gathe	r Descr	iptor (S	GD) Fl	ag.									
	0 = Flag not set in current SGD. 1 = Flag set in current SGD. SGDS[1:0] Scatter-Gather Descriptor Status.																
SC	DS[1:	:0]	Scatte	r-Gathe	r Descr	iptor St	atus.										
			$\begin{array}{l} 01 = \mathbf{I} \\ 10 = \mathbf{S} \end{array}$	Partial S SGD Va	tter-Gat GD De lid. ł (Invali	scriptor	needec										
IN	I [1:0]		Interr	upt Moo	de.												
	00 = Interrupt Disabled. 01 = Interrupt on Count. 10 = Interrupt on SGD Flag. 11 = Interrupt on End of Linked Lis							t (EOL)).								
LC	OOP		Loop	Enable.													
0 = Looping Disabled. 1 = Looping Enabled.																	
SC	J DE		Scatte	r-Gathe	r Descr	iptor M	ode En	able.									
					ic DMA ather D												

Interrupt Current Count Address: 0x80-0x82 RES

0x8A-0x88 ADC

0x92-0x90 SYN

0x9A-0x98 WAV Access: Read/Write

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
RES	RES	RES	RES	RES	RES	RES	RES	ICC23	ICC22	ICC21	ICC20	ICC19	ICC18	ICC17	ICC16	
ICC15	ICC14	ICC13	ICC12	ICC11	ICC10	ICC9	ICC8	ICC7	ICC6	ICC5	ICC4	ICC3	ICC2	ICC1	ICC0	

ICC[23:0] DMA Interrupt Current Byte Count. The value in this register counts down as data transfers take place on the PCI bus, tracking the number of bytes transferred. When the count reaches zero, and if Interrupt On Count is enabled, then an interrupt (INTA#) is generated on the PCI bus.

Interrupt Base Count Address: 0x86-0x84 RES

0x8E-0x8C ADC

0x96-0x94 SYN

0x9E-0x9C WAV Access: Read/Write

	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
	RES	RES	RES	RES	RES	RES	RES	RES	IBC23	IBC22	IBC21	IBC20	IBC19	IBC18	IBC17	IBC16	
Ι	BC15	IBC14	IBC13	IBC12	IBC11	IBC10	IBC9	IBC8	IBC7	IBC6	IBC5	IBC4	IBC3	IBC2	IBC1	IBC0	

IBC[23:0]DMA Interrupt Base Byte Count. The value in this register (minus possibly some off-alignment byte count) is
automatically loaded into the Interrupt Current Count Register at the end of a PCI Master transaction, if the
Interrupt Current Count has reached zero, and looping is enabled.

PCI DMA Interrupt

Address: 0xC3-0xC0 Mnemonic: DISR Access: Read/Write

[D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D 0	Default
[RES	RES	RES	RES	RES	RES	RES	RES	RES	RES	RES	RES	RES	RES	PMAE	PTAE	
	PTAI	PMAI	RES	SEPS	RES	RES	WAVI	SYNI	ADCI	RESI							

PMAE	PCI Master Abort Interrupt Enable.
PTAE	PCI Target Abort Interrupt Enable.
PTAI	PCI Target Abort Interrupt This bit is set if a PCI Target Abort has taken place while AD1889 is transferring Master data, and if PTAE bit is set. Software can read this bit and must write a "1" to clear it.
PMAI	PCI Master Abort Interrupt This bit is set if a PCI Master Abort has taken place while AD1889 is attempting a Master _R transaction, and if PMAE bit is set. Software can read this bit and must write a "1" to clear it.
SEPS	Serial EEP ROM Status. When this bit is high, it indicates that the serial EEPROM (if existent) has a checksum error. No interrupt is generated from this status. A "0" for this bit means that the serial EEPROM (if existent) has a valid checksum. This bit will not be set if no serial EEPROM is present. This bit can be cleared by writing
a	
	"1" to the bit location. Reset value is "0."
WAVI	WAV Channel Interrupt.
SYNI	Synthesis Channel Interrupt.
ADCI	ADC Channel Interrupt.
RESI	Resampler Channel Interrupt.

DMA Channel Stop Status

Mnemonic: CHSS Access: Read/Write

[D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
[RES	RES	RES	RES	RES	RES	RES	RES									
[RES	RES	RES	RES	WAVS	SYNS	ADCS	RESS									

Note: These bits will be set if the corresponding channel, while attempting a PCI Master transaction, encounters either a Target Abort or a Master Abort to terminate the transaction. Another way that these bits can be set is if the corresponding channel has reached the end of its DMA buffer and looping is not enabled. The channel will be stopped until software re-enables the channel by writing a "1" to the corresponding bit in this register to clear it.

SYNS	Synthesis Channel Stopped.
------	----------------------------

ADCS ADC Channel Stopped.

RESS Resampler Channel Stopped.

GPIO Port Control

Mnemonic: IPC Access: Read/Write

Γ	D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
	RES	IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0	0x00FF							

IPCn

0 = Output.

1 = Input (Default).

GPIO Port Control.

GPIO Output Port Status

Mnemonic: OP Access: Read/Write

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
RES	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0								

OP[7:0] GPIO Output Port Status.

0 =Output low. 1 =Output high.

GPIO Input Port Status

Mnemonic: IP

Access: Read/Write

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D0	Default
RES	IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0								

IP[7:0] GPIO Input Port Status.

0 =Input low.

1 = Input high.

Address: 0xC9-0xC8.

Address: 0xCB-0xCA

Address: 0xCD-0xCC

Address: 0xC7-0xC4

AC97 CODEC CONTROL REGISTER MAP (BASE 0)

AC Link Interface Control/Status Address: 0x181-0x180

Mnemonic: ACIC Access: Read Only and Read/Write

D15	D14	D13	D12	D11	D10	D9	D8	D 7	D6	D5	D4	D3	D2	D1	D 0	Default
ACRD	Y RES	RES	RES	RES	RES	FSYH	FSDH	res	RES	RES	RES	VSRM	ASOE	ACRD	ACIE	0x0000

ACRDY Analog Codec Ready Status (Read only).

orce Sync High.
orce Sync Hig

FSDH	Force SDATA_	OUT High.

VSRM	Variable Sample Rate Mode.

ASOE Audio Stream Output Enable.

ACRD Analog Codec Reset Disable.

ACIE Analog Codec Interface Enable.

MIDI MPU-401 REGISTER SPACE (BASE 2)

MIDI Data

Mnemonic: MIDA Access: Read Only and Read/Write

D 7	D6	D5	D4	D3	D2	D1	D0	Default
MIDA7	MIDA6	MIDA5	MIDA4	MIDA3	MIDA2	MIDA1	MIDA0	0x00

MIDA[7:0] MIDI Data.

MIDI Status/Command

Mnemonic: MISC

Access: Read/Write

D 7	D6	D5	D4	D3	D2	D1	D0	Default
DRR	DSR	RES	RES	RES	RES	RES	RES	ox80
CMD7	CMD6	CMD5	CMD4	CMD3	CMD2	CMD1	CMD0	0x80

- DRR (R) Data Receive Ready. When read, this bit indicates that you can (0) or cannot (1) read from the MIDI Data Register. (Unreadable = 1, Readable = 0).
- DSR (R) Data Send Ready. When read, this bit indicates that you can (0) or cannot (1) write to the MIDI Data Register. (Full = 1, Empty = 0).

CMD[7:0] (W) MIDI command. Write MPU-401 commands to bits [7:0] of this register.

LEGACY CONTROL REGISTER SPACE (BASE 3)

Legacy Audio Control/Status

Mnemonic: LCS Access: Read Only and Read/Write

D 7	D6	D5	D4	D3	D2	D1	D0	Default
MI	RES	GI	GIE	RES	RES	SSIW	MIE	0x00

-22-

- MIE MIDI Interrupt Enable.
- SSIW Subsystem ID Write Enable.
- GIE Gameport Interrupt Enable.
- GI(RO) Gameport Interrupt Pending.
- MI(RO) MIDI Interrupt Pending.

Address: 0x00

Address: 0x00

Joystick RAW Data

D 7	D6	D5	D4	D3	D2	D1	D0	Default
JOY7	JOY6	JOY5	JOY4	JOY3	JOY2	JOY1	JOY0	0xF0

Joystick RAW Data. JOY[7:0]

Joystick Control/Status Address: 0x05

Mnemonic: JCS Access: Read/Write

D 7		D6	D5	D4	D3	D2	D1	D 0	Default
JRD	ζ JV	WRP	JSEL1	JSEL0	JMSK3	JMSK2	JSMK1	JMSK0	(0xF0

JMSK[3:0] Joystick Axis Mask. JRDY bit calculated on axes selected by JMSK only.

(RW)	xxx1 = Enable AX.
	xx1x = Enable AY. x1xx = Enable BX. 1xxx = Enable BY.
JSEL[1:0]	Joystick Select.
()	00 = Read AX (16 bits) from (Base3 + 06) and (Base3 + 07). 01 = Read AY (16 bits) from (Base3 + 06) and (Base3 + 07). 10 = Read BX (16 bits) from (Base3 + 06) and (Base3 + 07). 11 = Read BY (16 bits) from (Base3 + 06) and (Base3 + 07).
JWRP (RW)	Joystick Wrap Mode. Continuous joystick sampling mode - ~ every 16 ms.
JRDY (RO)	Joystick Ready. Sampling complete, joystick data ready for reading.
Invetick Axis I ow	Ryte

Joystick Axis Low Byte

Mnemonic: JALB Access: Read/Write

D 7	D6	D5	D4	D3	D2	D1	D0	Default
JAX7	JAX6	JAX5	JAX4	JAX3	JAX2	JAX1	JAX0	0xFF

JAX[7:0] Joystick Axis Low Byte. Axis to be read is selected by the JSEL bits in the Joystick Control/Status register. A write to this register starts a sampling cycle.

Joystick Axis High Byte

Mnemonic: JALB Access: Read/Write

D 7	D6	D5	D4	D3	D2	D1	D0	Default
JAX15	JAX14	JAX13	JAX12	JAX11	JAX10	JAX9	JAX8	0xFF

JAX[15:8] Joystick Axis High Byte. Axis to be read is selected by the JSEL bits in the Joystick Control/Status register. A write to this register starts a sampling cycle.

Mnemonic: JRD

Access: Read Only

Address: 0x04

AD1889

Address: 0x06

Address: 0x07

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



